

2014 Xilinx All Programmable客户技术培训



Designing a Custom AXI Peripheral

2014.1



Xilinx 中国授权培训伙伴 - 依元素科技有限公司 www.e-elements.com

Introduction

- What AXI signals do I need and what are their names?
- How do I design an AXI peripheral?
- How does the Create and Package IP Wizard in the Vivado Design Suite create the custom IP?
- Implement custom IP quickly
 - Wizard eases the creation process

Objectives

After completing this module, you will be able to:

- List some of the AXI peripheral design approaches
- Describe AXI signal naming conventions
- Identify the transaction logic needed to implement various AXI attachments
- Generate an IP template using the Create and Package IP Wizard

Talking AXI



- **Talking AXI**
- AXI Backend Signaling Requirements
- Writing a Custom AXI Peripheral from Scratch
- Starting with the Vivado IDE Create and Package IP Wizard
- Summary

AXI Design – Basic Requirements

➤ AXI transaction signaling requirements for custom attachments

- Must implement channels needed for attachment implementation
 - Read address channel
 - Read data channel
 - Write address channel
 - Write data channel
 - Write response channel
 - Not all channels may be needed for every design
- Requirements vary with attachment (gender)
 - Master
 - Slave

Popular AXI Design Approaches

➤ AXI interface is simple

- Common IP interface protocol framework common across most design approaches

➤ Xilinx supports six types of AXI4 IP

- AXI4 Master
- AXI4 Slave
- AXI4-Lite Master
- AXI4-Lite Slave
- AXI4-Stream Master
- AXI4-Stream Slave

➤ Automatic template generation from Create and Package IP Wizard in the Vivado IDE

AXI Design – User Requirements

➤ Design approach depends on transaction data phase types


- Single data phase (AXI4-Lite)
- Burst (AXI4)
- Desired AXI4 interconnect support

➤ Attachment interface requirements


- Compatible with Xilinx AXI interconnect
- Specify user IP data width
- Specify user address width
 - No address for AXI Stream
- Follows S_AXI_x and M_AXI_x signal naming conventions

AXI Interconnect

- **Supported in IP integrator as an IP component**
 - "axi_interconnect"
 - Highly configurable
 - Pass Through
 - Conversion Only
 - N-to-1 Interconnect
 - 1-to-N Interconnect
 - N-to-M Interconnect – full crossbar
 - N-to-M Interconnect – shared bus structure
- **Decoupled master and slave interfaces**
- **Point-to-point AXI connection provides simplified interoperability**
- **Reference**
 - *Xilinx AXI Reference Guide (UG761)*



1-to-N Interconnect



N-to-M Interconnect – Full Crossbar

AXI Backend Signaling Requirements



- Talking AXI
- **AXI Backend Signaling Requirements**
- Writing a Custom AXI Peripheral from Scratch
- Starting with the Vivado IDE Create and Package IP Wizard
- Summary

AXI Signal Naming Conventions

➤ AXI transaction signaling naming requirements for custom attachments

- Required by the Vivado IDE IP Packager for proper integration
- Master attachments
 - M_AXI_
- Slave attachments
 - S_AXI_
- Names can later be reassign for uniqueness by using wrappers

Required Attachment Generic/Parameters

➤ VHDL generics or Verilog parameters

- Used in block diagram editor to customize peripheral
- Required by Vivado IDE IP Packager for proper integration
 - `C_x_AXI_DATA_WIDTH` : integer := 32;
 - Width should match interconnect port; typically 32 bits for processor peripherals
 - `C_x_AXI_ADDR_WIDTH` : integer := 4
 - For processor peripherals, varies on address space needed
 - Not needed for streaming AXI port
- Names typically remain constant to insure configuration ability in IP GUI
- User-defined parameters are encouraged!

Required AXI Common Signals

- **Common AXI transaction signal required for all custom attachments**
 - Required by Vivado IDE IP Packager for proper integration
 - Clock
 - S_AXI_ACLK or M_AXI_ACLK
 - Reset
 - S_AXI_ARESETN or M_AXI_ARESETN
 - Names can later be reassigned for uniqueness by using wrappers

AXI4 Lite Required Attachment Signals

➤ AXI4 Lite signals required for Xilinx attachments

- Common to slave or master attachment (S_AXI, M_AXI)
 - **x_AXI_AxADDR** – read or write address
 - **x_AXI_xDATA** – read or write data
 - **x_AXI_xVALID** – address or data is valid from initiator
 - **x_AXI_xREADY** – address or data acknowledged by target
 - **x_AXI_xRESP** – read or write transaction response
 - **x_AXI_AxPROT** – read or write transaction address protection
 - **x_AXI_WSTRB** – write channel strobe
- Master attachments require additional signals (see Notes section)
- All five AXI channels required
- User can tie off unused outputs and ignore unused inputs

AXI4 Full Required Attachment Signals

➤ AXI4 Lite signals required for Xilinx attachments

- In addition to the AXI4 Lite requirements
- Common to slave or master attachment (S_AXI, M_AXI)
 - x_AXI_xID – requester ID
 - x_AXI_AxLEN – burst length
 - x_AXI_AxSIZE – size of each transfer in the burst
 - x_AXI_AxBURST – burst type
 - x_AXI_AxLOCK – memory lock type
 - x_AXI_AxCACHE – memory type
 - x_AXI_AxQOS – quality of service identifier
 - x_AXI_AxREGION – memory region identifier
 - x_AXI_xUSER – optional user-defined signals
 - x_AXI_xLAST – last data phase indicator

AXI4 Stream Required Attachment Signals

➤ AXI4 Stream signals required for Xilinx attachments

- Common to slave or master attachment (S_AXIS, M_AXIS)
 - x_AXIS_TVALID – data is valid from initiator
 - x_AXIS_TDATA – data
 - x_AXIS_TSTRB – byte qualifier
 - x_AXIS_TLAST – boundary of last packet
 - x_AXIS_TREADY – data acknowledged by target
- Generic/parameters
 - C_S_AXIS_TDATA_WIDTH – data width
- AXI Stream signal group is mutually exclusive of AXI Full or Lite

Writing a Custom AXI Peripheral from Scratch

- Talking AXI
- AXI Backend Signaling Requirements
- **Writing a Custom AXI Peripheral from Scratch**
- Starting with the Vivado IDE Create and Package IP Wizard
- Summary



Starting with a Blank Design

- **Designer is responsible to get everything right**
 - AXI signal naming conventions
 - Include needed AXI signals to attachment
 - Proper response to all channel interface port signals
- **Consider getting a good head start using the Create and Package IP Wizard in the Vivado IDE**

AXI4 Slave Transaction Implementation

➤ AXI4 slave transaction logic required for Xilinx attachments

- Ready/valid for all channels
- Latch target address based on burst type
- Burst data phase counter (not needed for AXI4 Lite)
- Transaction response

AXI4 Master Transaction Implementation

➤ AXI4 master transaction logic required for Xilinx attachments

- Ready/valid for all channels
- Transaction initiation logic
- Logic to emit read and write channel address
- Read and write data channel logic
 - Send or receive data
 - Response logic
 - Data burst counter
 - Last data detection
- Error detection and handling logic

AXI4 Stream Transaction Implementation

- **AXI4 stream transaction logic required for Xilinx attachments**
 - Similar logic for stream master or slave
 - Ready/valid for all channels
 - Packet state machine: start and last data logic
 - Very much application dependent


Using Xilinx Vivado IDE Create and Package IP Logic as a Starting Point

- **Create and Package IP Wizard in the Vivado IDE creates starting point designs**
 - AXI signal naming conventions
 - Includes needed AXI signals to attachment
 - Transaction logic covered in last three slides
 - Verilog or VHDL source code

Reuse Custom IP

➤ Vivado IP packager

- Fully integrated into the Vivado Design Suite
- Easy to use
- Enables multiple file types to be packaged into a single structure, including
 - Sources (VHDL, Verilog, C)
 - Constraints
 - Testbenches
 - Documentation
- Makes user IP available in the extensible IP catalog




➤ IPs in the Vivado IP catalog can be used to create IP integrator designs

➤ IP integrator block design can also be packaged as customized IP

Add New IP to IP Catalog


➤ Custom new IP can be added to IP catalog in two ways

- **Add to Catalog** in the Review and Package tab will update catalog with new IP automatically
- **IP Settings** in the IP Catalog window opens repository manager to add new IP or additional IP



➤ IP Repository Manager is a GUI

- Add repository in which IP exists in zip
- Select IP from the repository
- Add IP packaged to IP catalog



Starting with the Vivado IDE Create and Package IP Wizard


- Talking AXI
- AXI Backend Signaling Requirements
- Writing a Custom AXI Peripheral from Scratch
- **Starting with the Vivado IDE Create and Package IP Wizard**
- Summary




Vivado IDE Create and Package IP Wizard

- **Package any IP, including AXI to make it available in the Vivado IP catalog**
- **Used to package AXI IP that was written from scratch**
- **Can generate skeleton AXI IP templates**
 - AXI4 Full
 - AXI4 Lite
 - AXI4 Stream
 - Master and slave
 - Recommended design starting point


Launching the Wizard




Selecting Create AXI IP Design Template



Customizing AXI IP Design Template



Wizard-Created AXI IP Design Environment



Summary

- Talking AXI
- AXI Backend Signaling Requirements
- Writing a Custom AXI Peripheral from Scratch
- Starting with the Vivado IDE Create and Package IP Wizard
- **Summary**



Apply Your Knowledge

1. List some of the AXI peripheral design approaches
2. Describe AXI signal naming conventions

Summary

- **AXI attachment approaches include: Lite, Full, and Streaming (both master and slave)**
- **Proper AXI signal naming conventions must be followed**
- **Each attachment has minimal transaction logic design requirements**
- **Create and Package IP Wizard facilitates design efforts**
 - Skeleton AXI templates in Verilog or VHDL
 - Vivado IDE project design environment
 - Xilinx-recommended design flow